instruction addressの例文

例文

もっと例文:   1  2  3  4  5


1. In supervisor mode, instruction addresses correspond directly to physical memory.
2. Memory barrier instructions address reordering effects only at the hardware level.
3. When that occurs ( the STL's next instruction address remains 0003 ) execution continues as follows:
4. To allow software bugs to be caught, all invalid instruction addresses read as zero, which is a trap instruction.
5. The effective address for a PC-relative instruction address is the offset parameter added to the address of the next instruction.